We present a device demonstrating a lithographically patterned transmon integrated with a micromachined cavity resonator. Our two-cavity, one-qubit device is a multilayer microwave integrated quantum circuit (MMIQC), comprising a basic unit capable of performing circuit-QED (cQED) operations. We describe the qubit-cavity coupling mechanism of a specialized geometry using an electric field picture and a circuit model, and finally obtain specific system parameters using simulations. Fabrication of the MMIQC includes lithography, etching, and metallic bonding of silicon wafers. Superconducting wafer bonding is a critical capability that is demonstrated by a micromachined storage cavity lifetime 34.3 µs, corresponding to a quality factor of 2 million at single-photon energies. The transmon coherence times are T1 = 6.4 µs, and T Echo 2 = 11.7 µs. We measure qubit-cavity dispersive coupling with rate χqµ/2π = −1.17 MHz, constituting a Jaynes-Cummings system with an interaction strength g/2π = 49 MHz. With these parameters we are able to demonstrate cQED operations in the strong dispersive regime with ease. Finally, we highlight several improvements and anticipated extensions of the technology to complex MMIQCs.
I. INTRODUCTION
Quantum circuits are soon reaching size and complexity that puts extreme demands on input/output connections as well as selective isolation among internal elements. Continued progress will require 3D integration and RF packaging techniques [1, 2] that allow for scaling. Indeed, there are numerous developed technologies waiting to see fruitful implementation in the field of circuit-QED (cQED), both from room temperature microwave devices [3, 4] and complex superconducting circuits [5] [6] [7] . To address this opportunity and the associated challenges for quantum coherence, we recently proposed the multilayer microwave integrated quantum circuit (MMIQC) architecture [8] , which adapts many existing circuit design and fabrication techniques to cQED. A crucial step towards this vision is the demonstration of superconducting micromachined cavities [4] , which can be used as quantum memories or as shielding enclosures to prevent cross-talk in more complex quantum computing devices. However, integrating transmons into these micromachined cavities has yet to be discussed, and is not a trivial matter of replicating the common methods in either existing planar or 3D cQED circuits. Fortunately, the flexibility and durability of MMIQC hardware affords many possibilities for qubit integration.
In this work, we demonstrate one such possiblity through the design, fabrication, and characterization of a quantum device containing a transmon qubit coupled to a superconducting micromachined cavity. It forms a simple MMIQC capable of performing cQED operations. The techniques shown here can be improved and extended to realize more complex quantum circuitry. * teresa.brecht@yale.edu
II. QUBIT-RESONATOR COUPLING
Coupling between an electromagnetic resonator and a transmon occurs via shared electric and magnetic fields of their respective modes. Both planar circuits and 3D qubits use a simple dipole antenna structure aligned with the electric field of a transmission line, waveguide or cavity. [10] These common schemes are diagrammed in Fig. 1(a) -(b). It would be impractical to use a similar scheme for coupling qubits to micromachined cavities because of the extreme aspect ratio imposed by the wafer height. Instead, we desire to achieve the same coupling while limiting ourselves to planar fabrication and wafer stacking. A circuit can be patterned on one of the cavity walls such that the electromagnetic fields couple to those of the cavity, as shown in Fig. 1(c) .
The coupling of an "aperture transmon" to a resonator using fields that are out of the plane of transmon fabrication is described in Ref. [11] . In the device of the present work, the coupling can be understood by analyzing the overlap between the electric fields of the transmon mode and those of the adjacent cavity mode(s), and also by an equivalent circuit model. Translation of the aperture transmon away from center of the cavity wall results in a mixture of electric (charge accumulation) and magnetic (current flow) coupling. However, the aperture transmon's central location maximizes total coupling.
The schematic circuit diagram is depicted in Fig. 1(d) . A single Josephson junction connects the central island to the rest of the cavity wall. It is accompanied by a junction capacitance (C j ),which is small compared to the other capacitors in the system: First, there is a capacitance across the open annulus between the island and the rest of the lower cavity wall (C p ). Second, there is a capacitance across the gap between the island and the opposite wall of the cavity (C g ). Lastly, there is capacitance C associated with the walls of the cavity, which combines with an effective inductance L to create the LC-resonator characteristic of the cavity's fundamental mode at frequency ω µ /2π. The system of qubit excitations and resonator photons displays a Jaynes-Cummings interaction: g(a † σ − + aσ + ), where a † (a) creates (annihilates) a photon and σ + (σ − ) creates (annihilates) an excitation of the qubit. The coupling rate g = eV 0 β/ is a function of the capacitances, β = C g /(C g +C p +C j ), and V 0 = ω µ /2C. This circuit picture using capacitances reveals the relationships between device geometry and coupling strength, analogous to other cQED hardware designs. [12] See supplementary material for details. [13] In this work, we operate such a system in the the strong dispersive limit, where the frequency detuning between resonator and qubit is much greater than the interaction rate (|∆| g) and the interaction rate is much greater than the decay rates of the qubit or cavity (g γ, κ). In this strong dispersive limit, we approximate the applicable Hamiltonian as
including an arbitrary number of modes. Each mode has transition frequency ω i between its first two levels and an anharmonicity α i , which is greatest for the transmon. Each pair of modes interacts via a dispersive shift of strength χ ij .
III. DEVICE IMPLEMENTATION
The first MMIQC prototype is designed to have coherent quantum modes that have sufficient coupling rates between them, and allow for manipulation and measurement with microwave pulses. The device featured in this work consists of three quantum objects. An aperture transmon couples simultaneously to two cavity modes. In addition to a micromachined cavity, a second cavity made by traditional metal machining is incorporated to compose a two-cavity/one-qubit MMIQC device. This cavity allows readout of the transmon and micromachined cavity states through two pins leading to coaxial cables for microwave access to the system, and is hereafter referred to as the "readout cavity". The device, shown in Fig. 2 , displays a hybrid multilayer construction, including silicon wafers and conventionally machined metals united by indium bonding on flat surfaces. The integration of the machined 3D cavity demonstrates the aperture transmon's bipartite coupling and provides a convenient way of connectorizing the MMIQC.
Next, we must choose design parameters to realize the MMIQC. We also impose that the qubit is in the transmon regime, with suppressed charge dispersion [1, 15] . The shape and position of the aperture transmon affect properties of the system between which tradeoffs are considered. For example, the size of the inner island must be large enough to create a measurable g by the capacitance contribution C g . However, if the inner island is too large, the anharmonicity is reduced, limiting speed of manipulation pulses. Scaling trends of g changing with respect to several relevant geometrical parameters are included in supplementary material [13] . The coupling between the qubit and the micromachined cavity, χ qµ , and that of the qubit and the readout cavity, χ qr , are also adjusted by choice of heights of each cavity and thickness of qubit substrate. We perform simulations in order to confirm our understanding of the qubit-cavity coupling and to aid geometry optimization more precisely. We model the entire system using a full 3D electromagnetic simulation using a finite element solver followed by blackbox quantization analysis [16] . For the design featured in this work, the anharmonicity is designed to be α q = −E c = −204 MHz, and the Josephson energy is
We now briefly describe how the device is constructed. The multilayer device is fabricated as three separate parts (see Fig. 2(a) ) that are finally bonded together with a metal that superconducts. The micromachined cavity chip is created by wet etching a rectangular pit to depth of 300 µm in silicon, followed by metalization with 10 µm The shape of the electrodes is described in the supplementary material [13] . An 'X' indicates the Josephson Junction position, interrupting a 50 µm wide lead connecting the inner island to the remainder of the cavity wall.
indium. [4, 13] The transmon chip requires three metalization steps on a 325 µm thick silicon wafer: a patterning of gold by liftoff, ebeam lithography and shadow angle evaporation of the aluminum Josephson junction, and masking this junction before electroplating 10 µm of indium onto the gold. The readout cavity is milled out of OFHC copper and electroplated with 30 µm indium. The three components are bonded together between parallel plates at 120°C in two steps. Once assembled, coaxial pin couplers are added to the readout cavity and device is thermally anchored to the baseplate of a dilution refrigerator reaching a base temperature of 15 mK. See supplementary material [13] for additional fabrication and bonding details.
IV. EXPERIMENTAL RESULTS
Successful cQED operation in this new hardware is demonstrated with measurements of coherence times and interactions between each quantum object of the MMIQC. Measurements of the relevant coherence times in the device are shown in Fig. 3 (a)-(b) and summarized in Table I . The qubit T 1 = 6.4 µs is on the order of other 3D transmons recently produced on silicon substrate in the same facility with similar methods [18] and T Echo 2 ≈ 1.8T 1 . The thermal population of the qubit excited state is < 3 percent. The micromachined cavity has a lifetime of 34.7 µs, which corresponds to a total quality factor Q = 2 million at single-photon energies.
Next, we find interaction strengths sufficiently large in relation to these coherences by showcasing some standard cQED functions. These measurements are shown in Fig. 3(c) -(e). The dispersive coupling rate of the qubit to the readout cavity is χ qr /2π = −3.84 MHz, corre- 
sponding to interaction strength g/2π = 38 MHz. In spectroscopy, we observe both resolved photon number splitting of the qubit ( Fig. 3(a) ) and a qubit-state dependent shift of the micromachined cavity from a dispersive coupling rate χ qµ /2π = −1.17 MHz. At detuning of (ω q − ω µ )/2π = −2.03 GHz, this corresponds to g/2π = 49 MHz.
A final measurable parameter is the cross-Kerr interaction between the two cavities. The cavity cross-Kerr χ rµ is measured by relative comparison of χ qr and χ rµ . [19] A microwave pulse detuned 3 MHz above the readout cavity induces a Stark shift, which we use to precede R 2 = 9.5 µs, measured here using 400 kHz detuning from the qubit frequency. Using a Hahn echo sequence, we find T echo 2 = 11.7 µs, measured here using 300 kHz detuning from the qubit frequency. (b) Energy decay of the micromachined cavity is measured by applying a large displacement to this cavity, followed by a variable delay, followed by a spectrally narrow selective π-rotation of the qubit conditioned on there being no photons in the readout cavity (n = 0). Using a Poissonian decay fit (red line), we find T1 = 34.7 µs. At 9.4 GHz, this decay time corresponds to quality factor Q = 2 million. (c) We observe number splitting of the qubit in spectroscopy after displacing the micromachined cavity by one photon. The spacing between the peaks indicates χqµ/2π = 1.17 MHz (d) A tone detuned 3 MHz above the readout cavity induces a Stark shift that affects both the qubit and micromachined cavity frequencies. We use the ratio of these slopes χqr/χrµ to determine χrµ. (e) In Ramsey interferometery following a displacement of the micromachined (storage) cavity, we observe revivals of the qubit state occurring at integer multiples of 2π/χqµ = 0.855 µs. [17] single-side-band spectroscopy of both the qubit and micromachined cavity peaks. Both shift downward in frequency with increasing power of the Stark pulse. The slopes of this response are proportional to χ qr and χ rµ respectively (Fig. 3(b) ). We have independently determined χ qr = −3.84 MHz by readout cavity spectroscopy with and without a preceding qubit π-pulse. Finally, we find cross-Kerr χ rµ /2π = −20 kHz, compared to a simulated value of −4.4 kHz.
As a further demonstration of the micromachined cavity's utility as a quantum memory, we perform Ramsey interferometry following a displacement that initializes the micromachined cavity to a coherent state of |β with an average of three photons. (Fig. 3(c) ) In this experiment, we prepare an initial state |β µ ⊗ {|g + |e }, which precesses according to e iχqµta † a|e e| . [17] Qubit state revivals occur at time intervals 2π/χ qµ , consistent with our spectroscopic measurements of χ qµ .
V. DISCUSSION OF LOSS MECHANISMS
We assess several potential loss mechanisms that could be limiting the coherence times in our device. All quantum circuits are subject to sources of loss associated with packaging and assembly that become more severe as complexity increases. [8] For example, loss occurs at seams where there is finite conductance, g seam , and non-zero admittance to surface currents, y i seam , which may limit a mode i's coherence time to T 1 = g seam /y i seam ω i . In the multilayer architecture, these seams are present in the bonds between layers and interfaces between different materials.
In this device, there are two types of seams that could contribute to loss. The first consists of In/In bonds at the perimeter of the cavities. Using simulated surface currents, we calculate the admittance in the micromachined cavity mode to be y µ In/In = 16.0 /Ωm. For the qubit mode, y q In/In = 0.02 /Ωm, which is smaller becuase the surface currents are localized away from the In/In bond. Using the technique developed in [4] , we are able to achieve an In/In bond conductance in our de-vices of g In/In ≈ 10 8 /Ωm. If this were the only source of loss, it would limit the micromachined cavity to lifetime 100 µs. The second type of seam is a Al/Au/In transition in a 3 × 3 mm square shape around the Al aperture transmon region. Using simulated surface currents, we calculate the admittances in the micromachined cavity and qubit mode: y 
We also verified that qubit and micromachined cavity lifetimes are not limited by the Purcell effect due to the overcoupled readout cavity. We simulated that the upper bounds to the qubit and micromachined cavity lifetimes due to this effect are 200 and 500 µs respectively. In design, the Purcell limit of the micromachined cavity is mitigated by minimizing the area of the annular opening created by the aperture transmon between cavities.
Also present here are surface dielectric and conductor loss mechanisms that are broadly studied in superconducting circuits. The particular shapes of the electrodes in Fig. 2(c) are designed to minimize dielectric loss near the surface of the electrodes. The aperture transmon has smooth edges that are easily parameterized for optimization that includes consideration of surface participation ratios. See supplementary material [13] .
VI. OUTLOOK
The device presented here demonstrates the integration of a transmon with a superconducting micromachined cavity, forming the first actual MMIQC. The coherence times and coupling rates are in the strong dispersive regime of cQED, enabling many quantum manipulations that are the precursor to large scale quantum information processing.
We remark that this achievement was made without extensive fabrication optimization using industrial scale tools, indicating process robustness and potential for improvement. For example, it is expected that surface cleaning will improve g Al/Au/In , a seam conductance relevant to both the qubit and cavity modes. Alternative MMIQC designs are being developed that contain different seams and minimize the use of normal metals like gold. Extended qubit lifetimes can be achieved by removal of silicon substrate in the junction area and more directed surface cleaning. [18] Furthermore, a wide range of coupling rates can be accessed by geometry modifications, some of which would require precise alignment and leveling control during wafer bonding.
We have shown a proof-of-principle MMIQC that demonstrates the engineering of qubit-cavity coupling. There are numerous possible next steps using the design strategies and fabrication tools described in this work. For instance, the micromachined cavity and qubit can be addressed using microstrips on the side of the wafer opposite to the micromachined cavity wall and qubit fabrication, eliminating the machined readout cavity. The microstrips would be positioned above apertures in the metal of the cavity wall sized to create desired coupling rates. They can compose planar readout resonators and incorporate Purcell filtering [20] . As a further example, the addition of a second junction and flux-bias-line would constitute a frequency tunable device inspired by the concentric transmon in Ref. [21] . More sophisticated on-chip input/output circuitry, such as quantum limited amplifiers [22] [23] [24] , circulators [25, 26] , and switching elements [27, 28] , will also be required for practical quantum information processing. We anticipate that the techniques demonstrated here can be successfully employed toward integrating these elements into increasingly complex MMIQCs. Supplemental Material:
Micromachined integrated quantum circuit containing a superconducting qubit
I. COUPLING TRENDS
To get a rough estimate of the coupling, we can approach the problem in a similar way to the derivation found in Ref. [S1] , which describes coupling of a dipole moment to the fields of a transmission line resonator. First, we seek to obtain an expression for the dipole moment of the annulus structure in terms of the inner radius r i and outer radius r o .
Here we describe an analytic approach in two limiting cases. Begin with a large conductor plane with an annular ring removed, and assume that a voltage V 0 is applied across the annulus. There will there be an electric field across the gap as well as an electric field pattern out of the plane. The total field has dipole components pointing in opposite directions on either side of the plane.
In the limiting case of an infinitely thin annulus, r i ≈ r o ≡ r, the field is that of two opposing dipoles of identical magnitude pointing out of the annular plane in both directions. The magnitude of each is calculated in Ref. [S2] :
In the limit of no central island at all (r i = 0), we have a circular aperture. If r o < λ, we can make the following dipole approximation. In the presence of an incident E-field E o , the field on the other side of the conducting plane can be approximated as a dipole with r 3 dependence, [S3]
At the aperture of a resonant cavity, there is an oscillating dipole moment pe iωt which radiates power. Consider the average power radiated from a dipole into half-space: [S2]
As the radius of the inner island goes from 0 to r o , there must be some smooth correspondence between the fields in the two limits described above. The actual system to which we want to apply this understanding is complicated by several effects. First is the presence of a nearby conductor: The distance from the annulus island to the wall of the micromachined cavity is on the same order as the annulus dimensions. Furthermore, the fields are affected by the presence of the dielectric substrate. Finally, we have eventually chosen a shape that differs from the circular annulus. In practice, an analytic expression for the fields or coupling strength is difficult and not the best avenue for design.
Instead, we do an electrostatic simulation of the relevant capacitances to investigate relationships to geometry. Some such relationships are shown in Fig. S1 . We plot the coupling rate g = eV 0 β/ , which is a function of the capacitances, β = C g /(C g + C p + C j ), and V 0 = ω µ /2C, as they are defined in the main text. These trends are useful guides to design. Finally, we do a full driven modal finite element analysis simulation of the fields of the total design using ANSYS ® HFSS TM .
II. DEVICE FABRICATION
The device is fabricated as three separate parts that are finally bonded together (see Fig. 2(a) of the main text). The process for the transmon chip begins with a 325 µm thick (100)-orientation double-side-polished silicon wafer with resistivity ρ > 10 kΩcm. First, a gold pattern is defined on what will be one of the cavity walls using optical lithography and liftoff. The deposition is 10 nm Ti followed by 100 nm Au by e-beam evaporation. Second, the qubit is fabricated by e-beam lithography and a double-angle shadow e-beam evaporation of an aluminum Josephson junction, followed by liftoff. Third, the aluminum is masked with photoresist and the gold pattern on the wafer is electroplated with indium to a thickness of 10 µm.
The fabrication process for the micromachined cavity chip is described in Ref. [S4] . It begins with a 1 mm thick (100)-orientation silicon wafer with resistivity ρ > 10 kΩcm. A 22 × 24 mm rectangular pit is lithographically defined using a nitride mask. The pit is then etched to depth 300 µm using a KOH etch bath at 85°C. The concentration of KOH is 30 percent by weight in water and the etch bath also includes 1 percent isopropanol added as a surfactant. The wet etch is anisotropic with selectivity to silicon's (100) : (111) planes, resulting in a rectangular recess with sidewalls determined by the crystal planes and RMS surface roughness of R q = 20 − 40 nm. The nitride mask is removed using BOE, which also removes salts left over from the etch bath. Then the wafer is coated in 100 nm evaporated gold before electroplating with indium to a thickness of 10 µm. Electroplating of the above described chips is done in an indium sulfamate plating bath solution purchased from Indium Corporation is operated at room temperature. In a wafer plating system purchased from Wafer Power Technology, a rotating Pt-Ti mesh serves as the insoluble anode and the wafer serves as the cathode onto which indium precipitates from the bath. A DC current of 300 mA is used to deposit indium at at rate of 150 nm/min to a final thickness of 10 µm on the full area of the 4 inch diameter substrate. The deposited material is known to be > 99.9% pure indium.
The readout cavity is machined in OFHC copper and electroplated to a thickness of 30 µm by an external vendor. The surface indium thickness is greater than that of the chip components in order to ensure complete coverage of the interior corners of the cavity.
The three components are bonded together between parallel plates of an Instron (5969) at 120°C in two steps. The components are sized such that the readout cavity completely surrounds the transmon chip and intersects the cavity chip. The two chips are bonded together first with 1 kN, followed by the bond of the readout cavity part to the cavity chip using 5 kN. For each bond, the force is ramped from 0 to the target over 1 minute and then held at target for 1 minute. Immediately prior to bonding, indium oxide is etched away with a solution of 10 percent hydrochloric acid in for 5 minutes, followed by DI water, acetone and methanol washing. (However, the transmon chip is not given a pre-bond etch because the hydrochloric acid damages the aluminum.) Once it is bonded, a cover piece made of copper (not pictured in Fig. 2) protects the stack and allows mounting to a thermalization bracket.
Once assembled, coaxial pin couplers to the readout cavity are tuned to provide Q in = 430, 000 and Q out = 42, 000. The device is thermally anchored to the baseplate of a dilution refrigerator reaching a base temperature of 10 mK. A cryoperm shield protects the device from magnetic fields.
Note that in this assembly the readout cavity is larger than the micromachined cavity in all dimensions, and it is loaded with the bulk dielectric of the transmon chip. The readout is therefore lower frequency and a junction inductance L j is chosen such that the transmon frequency lies between those of the readout and micromachined cavities: ω r < ω q < ω µ .
III. TRANSMON GEOMETRY
With all of our design considerations in mind, we chose the following transmon geometry. The shape of the aperture cut from the outer conductor is a cardiod described by
The inner island is a piriform curve described by inner island
These shapes were chosen in order to easily parameterize simulation variations. They may not necessarily be the optimal shapes for maximizing coupling strengths and minimizing surface losses. Nevertheless, these shapes produce a satisfactory design with parameter choices r = 750 µm and b = 100 µm. This shape is seen in Fig. 2(c) of the main text.
IV. SURFACE LOSS
One design consideration is the effect of surface dielectric loss on qubit lifetime. The two-step simulation method described in Ref. [S5] was performed on several representative design variations. For the chosen geometry, the simulated metal-substrate surface participation is 6.08 × 10 −4 , substrate-air participation is 3.24 × 10 −4 , and metalair participation is 3.56 × 10 −5 .
V. SEAM LOSS ACCOUNTING
We include in this supplementary note more detailed information on the In/Au/Al seam mentioned in the main text. We apply the model introduced in Ref. [S4] , which treats a seam as a distributed port around a path l. Surface currents J s that pass across the seam and dissipate power
where L is the total length of the seam and G seam is the total conductance. If it is damped solely by this power dissipation at the seam, a cavity mode of frequency ω and total energy E tot has a quality factor Q i given by
where the field H is integrated over the volume V of the mode and µ o is the magnetic permeability. We identify the expression in square brackets as the admittance, Y seam , of the cavity presented to the seam. This admittance is zero when the seam is placed such that there are no perpendicular surface currents. In order to compare intrinsic seam properties in different cavity constructions, assume uniform conductance and introduce a conductance per unit length g seam = G seam /L. Then we can isolate the conductance per unit length and identify the remainder of the expression as an admittance of the cavity as seen by the seam per unit length of the seam:
Using this model, we can associate y seam with the seam location and cavity fields and g seam with materials properties in the seam region. In the next section, we analyze the placement of Al/Au/In seam in the device of the main text. Then, in the following section, we describe an experiment in which we have measured the conductance and conclude with some remarks on the materials.
A. Admittance control
We claim in the main text that one important design choice is the path of the seams. Several possible paths for the seam near the transmon are drawn as white dotted lines in Fig. S1 . The corresponding seam admittances for both the qubit and cavity modes are numerically calculated in Table S1 . The table also calculates limits on qubit and cavity lifetimes using a conductance measured by an experiment described in the next section. We conclude that this seam may spoil the lifetime of the qubit or the cavity if it is not placed with intention to minimize its admittance. The path used for the actual device is the 3×3 mm square. Table S1 . Fig. S3 . Nevertheless, current transiting this seam must pass from superconducting In through 100 µm normal Au to superconducting Al.
B. Conductance measurement
Now we take a closer look at the seam in question. Fig. S2 shows the seam region in cross-section. Current transiting this seam must pass from superconducting In through 100 µm normal Au to superconducting Al. Superconductor proximity effect is complicated by the possibility of intermetallics on both interfaces, which we discuss more later.
The conductance of this seam, g In/Au/Al , was determined by a separate set of devices and an experiment that is illustrated in Fig. S3 . In this experiment, we measured quality factors of stripline resonators in which the seam in question is the dominant loss mechanism. Microscrip resonators were fabricated on sapphire substrate with the same series of fabrication steps described for the transmon wafer in the main text. The resonator chips were loaded in a multiplexed version of the coaxial stripline package described in Ref. [S6] (Fig. S3(e) ) and measured in a cryogen-free dilution refrigerator at 15 mK. The measured internal quality factors of these resonators are plotted against seam admittance in Fig. S3(d) . The blue line is the best fit of the data to Q i = g seam /y seam using linear least-squares regression in the log-log domain, which yields g seam = (4.2 +0.6 −0.5 ) × 10 5 /Ωm. We expect that improvement is possible using cleaning methods, the exploration of which can be the subject of future study.
C. Conductance discussion
The presence of Au is certainly non-ideal. It exists in this process to serve as the conducting layer onto which In is electroplated. Most other conductors are not suitable for In electroplating because of either oxides or incompatible electronegativity. Cu is another appropriate metal for In electroplating. However, we find that DC contact resistance for Cu/Al is lower than that of Au/Al (at least without experimenting with cleaning procedures before Al deposition). Therefore, Au is used as the electroplating seed layer. Furthermore, all Al on the wafer must be completely masked during electroplating to prevent its destruction. It is worth noting that Au is known to interact with the nearby metals in worrisome ways. In particular, Au will form intermetallic compounds with both Al and In. Au x Al y intermetallics are known problems in microelectronics and wire-bonding. Two such legendary intermetallics are "white plague" (Au 5 Al 2 ), which has low conductivity, and "purple plague" (AuAl 2 ), which leads to voids at the interface. Our process avoids the high temperatures (> 624°C) that produce these compounds, but it is possible that diffusion takes place to form AuAl 2 (occurring at > 400°C, possibly occurring slowly at lower temperatures), which is also a poor conductor.
Au also diffuses into In, and the intermetallic AuIn 2 forms when the temperature is elevated above the melting point of In: 156°C. This intermetallic is a known problem in indium bump manufacturing methods that involve reflow of the indium [S7] , and diffusion rates of have been measured by Refs. [S7, S8] . Our process does not involve molten In. There is concern, that any contaminants in the In, Au or other, can reduce its ductility, which has negative consequences for the conductance of In bonds between layers. We do not know how this may affect the superconductivity of In.
Though evidence of these intermetallics has not been discovered in our samples, they are considered cause for concern. Therefore, fabrication procedures that eliminate the Au layer altogether are being explored for future use. In particular, In can be deposited via thermal evaporation instead of electroplating. Alternatively, a thin Ti layer between Au and In could be incorporated into our process, as it is an effective diffusion barrier at low temperature in
